P0633

Terasic Technologies
993-P0633
P0633

Mfr.:

Paglalarawan:
Programmable Logic IC Development Tools T-Core Kit

May Stock: 291

Stock:
291 Maaaring Ipadala Agad
Minimum: 1   Mga Multiple: 1
Presyo ng Unit:
₱-.--
Ext. Presyo:
₱-.--
Est. Taripa:
LIBRENG Ipapadala ang Produktong Ito

Presyo (PHP)

Dami Presyo ng Unit
Ext. Presyo
₱8,364.18 ₱8,364.18

Katangian ng Produkto Value ng Attribute Pumili ng Attribute
Terasic
Kategorya ng Produkto: Mga Tool sa Pag-develop ng Programmable Logic IC
Starter Kits
FPGA
MAX 10, RISC-V
Brand: Terasic Technologies
Uri ng Interface: JTAG
Supply Voltage ng Pagpapatakbo: 5 V
Uri ng Produkto: Programmable Logic IC Development Tools
Series: FPGA Board
Dami ng Pack ng Pabrika: 1
Subcategory: Development Tools
Timbang ng Unit: 236.520 g
Nahanap na mga produkto:
Para maipakita ang mga katulad na produkto, pumili ng kahit na isang checkbox man lang
Pumili ng kahit isang checkbox sa itaas para magpakita ng katulad na produkto sa kategoryang ito.
Mga Piniling Attribute: 0

CNHTS:
8543709990
CAHTS:
8471500090
USHTS:
8471500150
JPHTS:
847150000
TARIC:
8471500000
MXHTS:
8471500100
ECCN:
EAR99

T-Core FPGA MAX 10 Development Board

Terasic T-Core FPGA MAX 10 Development Board offers a robust hardware design platform built around the Intel® MAX 10 FPGA. The board is designed to provide a cost-effective, single-chip solution in control plane and data path applications and programmable logic for flexibility. With the MAX 10 FPGA, users can get lower power consumption/cost and higher performance than the previous generation. Terasic T-Core FPGA MAX 10 Development Board includes hardware such as onboard USB-Blaster™ II, QSPI flash, analog-to-digital converter (ADC) header, RGB LEDs, and a 2x6 TMD expansion header. By leveraging all of these capabilities, the T-Core is an ideal solution for showcasing, evaluating, and prototyping the potential of the Intel MAX 10 FPGA. The series also supports RISC-V CPU with an onboard JTAG debug and is an ideal platform for learning RISC-V CPU design and embedded system design.