ZL30256LFG7

Microchip Technology
579-ZL30256LFG7
ZL30256LFG7

Mfr.:

Paglalarawan:
Clock Synthesizer / Jitter Cleaner Dual Channel Jitter Attenuator

ECAD Model:
I-download ang libreng Library Loader para i-convert ang file na ito para sa iyong ECAD Tool. Matuto nang higit pa tungkol sa ECAD Model.

Availability

Stock:
Hindi Naka-stock
Lead-Time ng Pabrika:
17 (na) Linggo Tinatayang oras ng paggawa sa pabrika.
Minimum: 1   Mga Multiple: 1
Presyo ng Unit:
₱-.--
Ext. Presyo:
₱-.--
Est. Taripa:

Presyo (PHP)

Dami Presyo ng Unit
Ext. Presyo
₱1,893.70 ₱1,893.70
₱1,577.60 ₱39,440.00
₱1,563.68 ₱156,368.00

Katangian ng Produkto Value ng Attribute Pumili ng Attribute
Microchip
Kategorya ng Produkto: Clock Synthesizer / Jitter Cleaner
RoHS:  
18 Output
1.045 GHz
CMOS, HCSL, HSTL, LVDS, LVPECL
CMOS
LGA-80
900 MHz
1.71 V
3.465 V
- 40 C
+ 85 C
SMD/SMT
Tray
Brand: Microchip Technology
Maselan sa Moisture: Yes
Supply Current ng Pagpapatakbo: 296 mA, 422 mA
Pd - Power Dissipation: 1.3 W
Produkto: Jitter Attenuators
Uri ng Produkto: Clock Synthesizers / Jitter Cleaners
Dami ng Pack ng Pabrika: 176
Subcategory: Clock & Timer ICs
Uri: General-Purpose
Timbang ng Unit: 190 mg
Nahanap na mga produkto:
Para maipakita ang mga katulad na produkto, pumili ng kahit na isang checkbox man lang
Pumili ng kahit isang checkbox sa itaas para magpakita ng katulad na produkto sa kategoryang ito.
Mga Piniling Attribute: 0

Kailangang i-enable ang JavaScript para gumana ito.

USHTS:
8542390090
ECCN:
EAR99

ZL30256 General Purpose Jitter Attenuator

Microsemi / Microchip ZL30256 General Purpose Jitter Attenuator is a multi-channel high-performance, any-rate multiplier and jitter attenuator. The device simplifies board design by generating ultra-low-jitter clock signals from or attenuating clock signals while generating additional independent frequency families. With 3 independent jitters attenuating DPLL channels, it provides the ability to create 5 different frequency families. The Microsemi / Microchip ZL30256 offers best-in-class jitter performance and can create complete clock trees. This feature improves design reliability, reduces the bill of materials (BOM) cost, and simplifies the design by replacing multiple PLLs and peripheral timing components.